Data Compression Module
The Hi-SIDE data compression module is a powerful reconfigurable FPGA using SpaceFibre interfaces to connect to the on-board network.
Produced by Airbus Defence and Space, the data compression module provides a modular data compression system which can keep up with the very high instrument data rates foreseen for future missions.
To meet the needs of image compression electronic modules the compression module supports variable rate mass memory and telemetry. For 2D images, variable data rate CCSDS122-like compression is used. For fine spatial and spectral resolutions in 3D images, low complexity CCSDS 123.1-like compression is used, allowing multiple Gbps data rate range and lossless and near-lossless operation regimes.
For multispectral and hyperspectral (3D) images, a state-of-the art data-rate performance Hyperspectral Compression Engine (HCE) IP Core FPGA accelerator is developed by the Digital Systems and Computer Architecture Laboratory (DSCAL) of the National and Kapodistrian University of Athens (NKUA), based on the CCSDS 123.0-B-2 Low-Complexity Lossless and Near-Lossless Multispectral and Hyperspectral Image Compression algorithm. A single HCE can achieve 5Gbps while several HCE can be integrated and operating in parallel, taking advantage of CCSDS 123.0-B-2 segment-level parallelism, allowing for tens of Gbps data rate performance.
High-processing motherboard capabilities
SpaceFibre compliant interfaces
5Gbit/s High performance compression
Design of a high throughput processing board based on cutting edge FPGA and memory technologies.
Design of an application-oriented mezzanine for SpaceFibre interfaces.
FPGA development for infrastructure management and specific compression algorithm